A Simple Analysis to Determine the Limits of a CMOS Technology to Implement SC DC-DC Converters - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2020

A Simple Analysis to Determine the Limits of a CMOS Technology to Implement SC DC-DC Converters

Résumé

This paper presents a simple analysis that allows to determine the maximum power density and efficiency of a SC DC-DC converter for a given CMOS technology. By determining the values of the ratio between the switches’ gate capacitance and channel width, and between the ON resistance and the channel width, together with the parasitic capacitances from the flying capacitors, it is possible to plot the efficiency as a function of the power density for a given input and output voltage of the converter, allowing to quickly determine both the expected efficiency and clock frequency ranges of the converter, for a given CMOS technology.
Fichier principal
Vignette du fichier
496588_1_En_25_Chapter.pdf (641.42 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03741562 , version 1 (01-08-2022)

Licence

Paternité

Identifiants

Citer

Ricardo Madeira, Nuno Paulino. A Simple Analysis to Determine the Limits of a CMOS Technology to Implement SC DC-DC Converters. 11th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Jul 2020, Costa de Caparica, Portugal. pp.265-273, ⟨10.1007/978-3-030-45124-0_25⟩. ⟨hal-03741562⟩
16 Consultations
54 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More