Conciliating Speed and Efficiency on Cache Compressors - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2021

Conciliating Speed and Efficiency on Cache Compressors


Cache compression algorithms must abide by hardware constraints; thus, their efficiency ends up being low, and most cache lines end up barely compressed. Moreover, schemes that compress relatively well often decompress slowly, and vice versa. This paper proposes a compression scheme achieving high (good) compaction ratio and fast decompression latency. The key observation is that by further subdividing the chunks of data being compressed one can tailor the algorithms. This concept is orthogonal to most existent compressors, and results in a reduction of their average compressed size. In particular, we leverage this concept to boost a single-cycle-decompression compressor to reach a compressibility level competitive to stateof-the-art proposals. When normalized against the best long decompression latency state-of-the-art compressors, the proposed ideas further enhance the average cache capacity by 2.7% (geometric mean), while featuring short decompression latency.
Fichier principal
Vignette du fichier
Conciliating_Speed_and_Efficiency_on_Cache_Compressors_Short.pdf (217.38 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03354883 , version 1 (26-09-2021)


  • HAL Id : hal-03354883 , version 1


Daniel Rodrigues Carvalho, André Seznec. Conciliating Speed and Efficiency on Cache Compressors. ICCD 2021 - 39th IEEE International Conference on Computer Design, Oct 2021, Virtual, United States. pp.1-5. ⟨hal-03354883⟩
57 View
161 Download


Gmail Facebook X LinkedIn More