Understanding Cache Compression - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles ACM Transactions on Architecture and Code Optimization Year : 2021

Understanding Cache Compression


Hardware cache compression derives from software-compression research; yet, its implementation is not a straightforward translation, since it must abide by multiple restrictions to comply with area, power, and latency constraints. This study sheds light on the challenges of adopting compression in cache design—from the shrinking of the data until its physical placement. The goal of this article is not to summarize proposals but to put in evidence the solutions they employ to handle those challenges. An in-depth description of the main characteristics of multiple methods is provided, as well as criteria that can be used as a basis for the assessment of such schemes. It is expected that this article will ease the understanding of decisions to be taken for the design of compressed systems and provide directions for future work.
Fichier principal
Vignette du fichier
Rodrigues Carvalho-2021-Understanding Cache Compression.pdf (915.08 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

hal-03285041 , version 1 (25-10-2021)



Daniel Rodrigues Carvalho, André Seznec. Understanding Cache Compression. ACM Transactions on Architecture and Code Optimization, 2021, 18 (3), pp.1-27. ⟨10.1145/3457207⟩. ⟨hal-03285041⟩
87 View
150 Download



Gmail Facebook X LinkedIn More