Stream and Memory Hierarchy Design for Multi-Purpose Accelerators - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Stream and Memory Hierarchy Design for Multi-Purpose Accelerators


Power and programming challenges make heterogeneous multi-cores composed of cores and ASICs an attractive alternative to homogeneous multi-cores. Recently, multi-purpose loop-based generated accelerators have emerged as an especially attractive accelerator option. They have several assets: short design time (automatic generation), flexibility (multi-purpose) but low configuration and routing overhead (unlike FPGAs), computational performance (operations are directly mapped to hardware), and a focus on memory throughput by leveraging loop constructs. However, with multiple streams, the memory behavior of such accelerators can become at least as complex as that of superscalar processors, while they still need to retain the memory ordering predictability and throughput efficiency of DMAs. In this article, we show how to design a memory interface for multi-purpose accelerators which combines the ordering predictability of DMAs, retains key efficiency features of memory systems for complex processors, and requires only a fraction of their cost by leveraging the properties of streams references. We evaluate the approach with a synthesizable version of the memory interface for an example 9-task generated loopbased accelerator
Fichier principal
Vignette du fichier
SAW_2010_India.pdf (226.99 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00633580 , version 1 (18-10-2011)


  • HAL Id : inria-00633580 , version 1


Sylvain Girbal, Sami Yehia, Hugues Berry, Olivier Temam. Stream and Memory Hierarchy Design for Multi-Purpose Accelerators. 1st Workshop on SoC Architecture, Accelerators and Workloads (SAW-1), Jan 2010, Bangalore, India. ⟨inria-00633580⟩
316 View
134 Download


Gmail Facebook X LinkedIn More