High level modeling of Partially Dynamically Reconfigurable FPGAs based on MDE and MARTE - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2008

High level modeling of Partially Dynamically Reconfigurable FPGAs based on MDE and MARTE

Abstract

System-on-Chip (SoC) architectures are becoming the preferred solution for implementing modern embedded systems. However their design complexity continues to augment due to the increase in integrated hardware resources requiring new design methodologies and tools. In this paper we present a novel SoC co-design methodology based on aModel Driven Engineering framework while utilizing the MARTE (Modeling and Analysis of Real-time and Embedded Systems) standard. This methodology permits us to model fine grain reconfigurable architectures such as FPGAs and allows to extend the standard for integrating new features such as Partial Dynamic Reconfiguration supported by modern FPGAs. The overall objective is to carry out modeling at a high abstraction level expressed in a graphical language like UML (Unified Modeling Language) and afterwards transformations of these models, automatically generate the necessary specifications required for FPGA implementation.
Fichier principal
Vignette du fichier
recosoc08.pdf (1.4 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00525008 , version 1 (10-10-2010)

Identifiers

  • HAL Id : inria-00525008 , version 1

Cite

Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. High level modeling of Partially Dynamically Reconfigurable FPGAs based on MDE and MARTE. Reconfigurable Communication-centric SoCs (ReCoSoC'08), Jul 2008, Barcelona, Spain. ⟨inria-00525008⟩
97 View
74 Download

Share

Gmail Facebook Twitter LinkedIn More