MARTE based modeling approach for Partial Dynamic Reconfigurable FPGAs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2008

MARTE based modeling approach for Partial Dynamic Reconfigurable FPGAs

Abstract

As System-on-Chip (SoC) architectures become pivotal for designing embedded systems, the SoC design complexity continues to increase exponentially necessitating the need to find new design methodologies. In this paper we present a novel SoC co-design methodology based on Model Driven Engineering using the MARTE (Modeling and Analysis of Real-time and Embedded Systems) standard. This methodology is utilized to model fine grain reconfigurable architectures such as FPGAs and extends the standard to integrate new features such as Partial Dynamic Reconfiguration supported by modern FPGAs. The goal is to carry out modeling at a high abstraction level expressed in UML (Unified Modeling Language) and following transformations of these models, automatically generate the code necessary for FPGA implementation.
Fichier principal
Vignette du fichier
ESTImedia08_IRQ.pdf (1.19 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00525007 , version 1 (10-10-2010)

Identifiers

  • HAL Id : inria-00525007 , version 1

Cite

Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. MARTE based modeling approach for Partial Dynamic Reconfigurable FPGAs. Sixth IEEE Workshop on Embedded Systems for Real-time Multimedia (ESTIMedia 2008), Oct 2008, Atlanta, United States. ⟨inria-00525007⟩
132 View
245 Download

Share

Gmail Facebook X LinkedIn More