A Refinement-Based Validation Method for Programmable Logic Controllers - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

A Refinement-Based Validation Method for Programmable Logic Controllers

Abstract

Programmable logic controllers (PLCs) are widely used in computer-based industrial applications. Timers play a pivotal role in PLC real-time embedded system applications. The paper addresses the formal validation of PLC systems with timers in the theorem proving system Coq. The timer behavior is characterized formally. A refinement validation methodology is presented in terms of an abstract model and a concrete model. The refinement is calibrated by a mapping relation. The soundness of the methodology is shown in the proving system. An illustrative case study demonstrates the eectiveness of the approach.
Fichier principal
Vignette du fichier
paper_20100104.pdf (137.44 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00516014 , version 1 (08-03-2011)

Identifiers

  • HAL Id : inria-00516014 , version 1

Cite

Hai Wan, Xiaoyu Song, Gang Chen, Ming Gu. A Refinement-Based Validation Method for Programmable Logic Controllers. The 10th International Conference on Quality Software, Jul 2010, Zhangjiajie, Hunan, China. ⟨inria-00516014⟩
152 View
135 Download

Share

Gmail Facebook X LinkedIn More