A Parallel and Modular Architecture for 802.16e LDPC Codes - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2008

A Parallel and Modular Architecture for 802.16e LDPC Codes

Abstract

We propose a parallel and modular architecture well suited to 802.16e WiMax LDPC code decoding. The proposed design is fully compliant with all the code classes defined by the WiMax standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.
Fichier principal
Vignette du fichier
charot_dsd08.pdf (456.25 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive
Loading...

Dates and versions

inria-00449834 , version 1 (22-01-2010)

Identifiers

  • HAL Id : inria-00449834 , version 1

Cite

François Charot, Christophe Wolinski, Nicolas Fau, François Hamon. A Parallel and Modular Architecture for 802.16e LDPC Codes. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD 2008), Sep 2008, Parme, Italy. pp.418 - 421. ⟨inria-00449834⟩
111 View
266 Download

Share

Gmail Facebook X LinkedIn More