Directed Virtual Path Layouts in ATM Networks - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports Year : 1999

Directed Virtual Path Layouts in ATM Networks

Nausica Marlin
  • Function : Author
David Peleg
  • Function : Author
Stéphane Pérennes
  • Function : Author
  • PersonId : 942945


Motivated by Asynchronous Transfer Mode (ATM) in telecommunication networks, we investigate the problem of designing a directed virtual topology on a directed physical topology, which consists in finding a set of directed virtual paths (VPs) satisfying some constraints in terms of load (the number of VPs sharing a physical link) and hop count (the number of VPs used to establish a connection). For both general and particular networks, such as paths, cycles, meshes, tori and trees, we derive tight bounds on the virtual diameter (the maximum hop count for a connection) as a function of the network capacity (the maximum load of a physical link).


Other [cs.OH]
Fichier principal
Vignette du fichier
RR-3665.pdf (434.78 Ko) Télécharger le fichier

Dates and versions

inria-00073007 , version 1 (24-05-2006)


  • HAL Id : inria-00073007 , version 1


Jean-Claude Bermond, Nausica Marlin, David Peleg, Stéphane Pérennes. Directed Virtual Path Layouts in ATM Networks. RR-3665, INRIA. 1999. ⟨inria-00073007⟩
121 View
142 Download


Gmail Facebook Twitter LinkedIn More