Another glance at Relay Stations in Latency-Insensitive Designs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Research Report) Year : 2005

Another glance at Relay Stations in Latency-Insensitive Designs


We revisit the formal modeling of relay stations, which are specific connection elements used in the theory of Latency-Insensitive Design of Globally-Asynchronous/Locally-Synchronous systems. Relay stations are in charge of taking into account the physical mandatory latencies, while handling the regulation of signal/data traffic so as to avoid starvation, deadlock and congestion of local IP synchronous computation blocks. Since proposed by Carloni et al, the structure and behaviors of these relay stations have been amply characterized and analysed. But previous works never provided a fully formal and cycle-accurate description of these mechanisms, amenable to formal verification for instance (instead, mainly simulation models were developed). Due to the needed precision of the whole scheme we feel such a formal description might be needed. We describe such an attempt here. On its way, this work also led us to a number of (hopefully insightful) remarks on favorable and disfavorable graph topologies and initialization features, that are also reported here.
Fichier principal
Vignette du fichier
RR-5557.pdf (200.25 Ko) Télécharger le fichier

Dates and versions

inria-00070449 , version 1 (19-05-2006)


  • HAL Id : inria-00070449 , version 1


Julien Boucaron, Jean-Vivien Millo, Robert de Simone. Another glance at Relay Stations in Latency-Insensitive Designs. [Research Report] RR-5557, INRIA. 2005, pp.19. ⟨inria-00070449⟩
103 View
183 Download


Gmail Facebook Twitter LinkedIn More