Communication Dans Un Congrès Année : 2025

Hardware Fixed-Point 2D and 3D norms

Résumé

This article studies the hardware implementation of the Euclidean norm in 2 and 3 dimensions with fixed-point inputs and outputs. It compares the CORDIC shift-and-add algorithm to a "naive" architecture combining squarers, adders and square root, with a common specification: faithful accuracy. This specification is used in both cases to determine bounds on architectural parameters such as the number of CORDIC iterations and the bit-width of internal data-paths. Several architectural variants of the "naive" architecture are investigated. Their relevance domains are discussed based on synthesis results on FPGAs. For two dimensions, CORDIC has lower area but longer latency than a well-researched naive version. 3D variants of CORDIC, however, are worse than the naive architecture both in area and delay.

Fichier principal
Vignette du fichier
2025-Arith-Norms.pdf (264.96 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence

Dates et versions

hal-04986776 , version 1 (11-03-2025)

Licence

Identifiants

  • HAL Id : hal-04986776 , version 1

Citer

Romain Bouarah, Florent de Dinechin. Hardware Fixed-Point 2D and 3D norms. 32nd IEEE International Symposium on Computer Arithmetic - ARITH 2025, May 2025, El Paso, Texas, United States. ⟨hal-04986776⟩
297 Consultations
390 Téléchargements

Partager

  • More