Electromigration Analysis of VLSI Circuits Using the Finite Element Method - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2019

Electromigration Analysis of VLSI Circuits Using the Finite Element Method

Abstract

Addressing electromigration (EM) during physical design has become crucial to ensure reliable integrated circuits. Simulation methods, such as the finite element method (FEM), are increasingly overwhelmed by the complexity of the task. With further technology scaling, it is predicted that FEM will not be usable anymore for a full-chip EM analysis due to complexity reasons. To address this bottleneck, we present a new methodology enabling an FEM-based full-chip EM analysis for future technologies down to 10 nm feature sizes. Our solution reduces analysis costs significantly by establishing pre-validated layout patterns without losing accuracy of the verification results. We thoroughly evaluate the necessary pattern geometries, pattern library size and the calculation time savings. We show that a number of 10 to 20 different patterns is sufficient for generation and analysis of layouts provided that the same pitch is used for each metal layer. Our full-chip meta-model EM analysis allows speedups of at least 10X compared to current FEM-based verification methods.
Fichier principal
Vignette du fichier
479099_1_En_7_Chapter.pdf (685.99 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-02319795 , version 1 (18-10-2019)

Licence

Identifiers

Cite

Matthias Thiele, Steve Bigalke, Jens Lienig. Electromigration Analysis of VLSI Circuits Using the Finite Element Method. 25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.133-152, ⟨10.1007/978-3-030-15663-3_7⟩. ⟨hal-02319795⟩
63 View
202 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More