<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-02319795</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-19T15:05:36+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Electromigration Analysis of VLSI Circuits Using the Finite Element Method</title>
            <author role="aut">
              <persName>
                <forename type="first">Matthias</forename>
                <surname>Thiele</surname>
              </persName>
              <email type="md5">947f82b6e9b06964dd1328da4eb8619d</email>
              <email type="domain">tu-dresden.de</email>
              <idno type="idhal" notation="numeric">1056273</idno>
              <idno type="halauthorid" notation="string">1150815-1056273</idno>
              <affiliation ref="#struct-571291"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Steve</forename>
                <surname>Bigalke</surname>
              </persName>
              <email type="md5">2ff627978ac3b56714d96e3a4e03d091</email>
              <email type="domain">tu-dresden.de</email>
              <idno type="idhal" notation="numeric">1056274</idno>
              <idno type="halauthorid" notation="string">1674430-1056274</idno>
              <affiliation ref="#struct-571291"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Jens</forename>
                <surname>Lienig</surname>
              </persName>
              <email type="md5">700055064c94341ac11bcd5a8300a5c7</email>
              <email type="domain">tu-dresden.de</email>
              <idno type="idhal" notation="numeric">1056275</idno>
              <idno type="halauthorid" notation="string">851894-1056275</idno>
              <affiliation ref="#struct-571291"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2019-10-18 11:42:23</date>
              <date type="whenModified">2023-10-31 10:22:07</date>
              <date type="whenReleased">2019-10-18 13:08:47</date>
              <date type="whenProduced">2017-10-23</date>
              <date type="whenEndEmbargoed">2022-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-02319795v1/document">
                <date notBefore="2022-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-02319795v1/file/479099_1_En_7_Chapter.pdf" id="file-2319795-2235603">
                <date notBefore="2022-01-01"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-02319795</idno>
            <idno type="halUri">https://inria.hal.science/hal-02319795</idno>
            <idno type="halBibtex">thiele:hal-02319795</idno>
            <idno type="halRefHtml">&lt;i&gt;25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)&lt;/i&gt;, Oct 2017, Abu Dhabi, United Arab Emirates. pp.133-152, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-030-15663-3_7"&gt;&amp;#x27E8;10.1007/978-3-030-15663-3_7&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.133-152, &amp;#x27E8;10.1007/978-3-030-15663-3_7&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-2319795-2235603"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="LORIA2">Publications du LORIA</idno>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-500" corresp="IFIP-AICT">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Electromigration Analysis of VLSI Circuits Using the Finite Element Method</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Matthias</forename>
                    <surname>Thiele</surname>
                  </persName>
                  <email type="md5">947f82b6e9b06964dd1328da4eb8619d</email>
                  <email type="domain">tu-dresden.de</email>
                  <idno type="idhal" notation="numeric">1056273</idno>
                  <idno type="halauthorid" notation="string">1150815-1056273</idno>
                  <affiliation ref="#struct-571291"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Steve</forename>
                    <surname>Bigalke</surname>
                  </persName>
                  <email type="md5">2ff627978ac3b56714d96e3a4e03d091</email>
                  <email type="domain">tu-dresden.de</email>
                  <idno type="idhal" notation="numeric">1056274</idno>
                  <idno type="halauthorid" notation="string">1674430-1056274</idno>
                  <affiliation ref="#struct-571291"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Jens</forename>
                    <surname>Lienig</surname>
                  </persName>
                  <email type="md5">700055064c94341ac11bcd5a8300a5c7</email>
                  <email type="domain">tu-dresden.de</email>
                  <idno type="idhal" notation="numeric">1056275</idno>
                  <idno type="halauthorid" notation="string">851894-1056275</idno>
                  <affiliation ref="#struct-571291"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)</title>
                  <date type="start">2017-10-23</date>
                  <date type="end">2017-10-25</date>
                  <settlement>Abu Dhabi</settlement>
                  <country key="AE">United Arab Emirates</country>
                </meeting>
                <editor>Michail Maniatakos</editor>
                <editor>Ibrahim (Abe) M. Elfadel</editor>
                <editor>Matteo Sonza Reorda</editor>
                <editor>H. Fatih Ugurdag</editor>
                <editor>José Monteiro</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer International Publishing</publisher>
                  <biblScope unit="serie">VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things</biblScope>
                  <biblScope unit="volume">AICT-500</biblScope>
                  <biblScope unit="pp">133-152</biblScope>
                  <date type="datePub">2019</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-030-15663-3_7</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Routing</term>
                <term xml:lang="en">Physical verification</term>
                <term xml:lang="en">Reliability</term>
                <term xml:lang="en">Interconnect</term>
                <term xml:lang="en">Electromigration</term>
                <term xml:lang="en">FEM</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Addressing electromigration (EM) during physical design has become crucial to ensure reliable integrated circuits. Simulation methods, such as the finite element method (FEM), are increasingly overwhelmed by the complexity of the task. With further technology scaling, it is predicted that FEM will not be usable anymore for a full-chip EM analysis due to complexity reasons. To address this bottleneck, we present a new methodology enabling an FEM-based full-chip EM analysis for future technologies down to 10 nm feature sizes. Our solution reduces analysis costs significantly by establishing pre-validated layout patterns without losing accuracy of the verification results. We thoroughly evaluate the necessary pattern geometries, pattern library size and the calculation time savings. We show that a number of 10 to 20 different patterns is sufficient for generation and analysis of layouts provided that the same pitch is used for each metal layer. Our full-chip meta-model EM analysis allows speedups of at least 10X compared to current FEM-based verification methods.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="regrouplaboratory" xml:id="struct-571291" status="VALID">
          <orgName>Institut für Feinwerktechnik und Elektronik-Design [Dresden]</orgName>
          <desc>
            <address>
              <addrLine>Technische Universität DresdenInstitut für Feinwerktechnik und Elektronik-Design, Helmholtzstraße 1001069 Dresden</addrLine>
              <country key="DE"/>
            </address>
            <ref type="url">https://www.ifte.de/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-96520" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-96520" status="VALID">
          <idno type="ROR">https://ror.org/042aqky30</idno>
          <orgName>Technische Universität Dresden = Dresden University of Technology</orgName>
          <orgName type="acronym">TU Dresden</orgName>
          <desc>
            <address>
              <addrLine>TU Dresden 01062 Dresden</addrLine>
              <country key="DE"/>
            </address>
            <ref type="url">http://tu-dresden.de/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>