System Level Design from HW/SW to Memory for Embedded Systems - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Ouvrage (Y Compris Édition Critique Et Traduction) Année : 2017

System Level Design from HW/SW to Memory for Embedded Systems

Résumé

Book Front Matter of AICT 523
IFIPAICT0523DL_2017_BookFrontmatter.pdf (119.48 Ko) Télécharger le fichier

Dates et versions

hal-01854158 , version 1 (06-08-2018)

Licence

Paternité

Identifiants

Citer

Marcelo Götz, Gunar Schirner, Marco Aurélio Wehrmeister, Mohammad Abdullah Al Faruque, Achim Rettberg. System Level Design from HW/SW to Memory for Embedded Systems: 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings. Springer International Publishing, AICT-523, 2017, IFIP Advances in Information and Communication Technology, 978-3-319-90022-3. ⟨10.1007/978-3-319-90023-0⟩. ⟨hal-01854158⟩
43 Consultations
149 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More