On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles ACM Transactions on Architecture and Code Optimization Year : 2017

On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE

Abstract

Increasing instruction-level parallelism is regaining attractiveness within the microprocessor industry. The EOLE microarchitecture and D-VTAGE value predictor were recently introduced to solve practical issues of value prediction (VP). In particular, they remove the most significant difficulties that forbade an effective VP hardware. In this study, we present a detailed evaluation of the potential of VP in the context of EOLE/D-VTAGE and different compiler options. Our study shows that if no single general rule always applies—more optimization might sometimes leads to more performance—unoptimized codes often gets a large benefit from the prediction of redundant loads.
Fichier principal
Vignette du fichier
article-7.pdf (1.36 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01519869 , version 1 (09-05-2017)

Identifiers

  • HAL Id : hal-01519869 , version 1

Cite

Fernando Endo, Arthur Perais, André Seznec. On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE. ACM Transactions on Architecture and Code Optimization, 2017. ⟨hal-01519869⟩
322 View
299 Download

Share

Gmail Facebook X LinkedIn More