CMOS Implementation of Threshold Gates with Hysteresis - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

CMOS Implementation of Threshold Gates with Hysteresis

Farhad A. Parsan
  • Function : Author
  • PersonId : 1000364
Scott C. Smith
  • Function : Author
  • PersonId : 1000365


NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.
Fichier principal
Vignette du fichier
978-3-642-45073-0_11_Chapter.pdf (352.08 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01456957 , version 1 (06-02-2017)





Farhad A. Parsan, Scott C. Smith. CMOS Implementation of Threshold Gates with Hysteresis. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.196-216, ⟨10.1007/978-3-642-45073-0_11⟩. ⟨hal-01456957⟩
78 View
419 Download



Gmail Facebook X LinkedIn More