<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01456957</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-21T02:43:03+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">CMOS Implementation of Threshold Gates with Hysteresis</title>
            <author role="aut">
              <persName>
                <forename type="first">Farhad</forename>
                <forename type="middle">A.</forename>
                <surname>Parsan</surname>
              </persName>
              <email type="md5">c015fd317d43ae75f7797d790a54cf72</email>
              <email type="domain">uark.edu</email>
              <idno type="idhal" notation="numeric">1000364</idno>
              <idno type="halauthorid" notation="string">1125027-1000364</idno>
              <affiliation ref="#struct-303558"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Scott</forename>
                <forename type="middle">C.</forename>
                <surname>Smith</surname>
              </persName>
              <email type="md5">22d91ec220dda31afacbd81f243b26f7</email>
              <email type="domain">uark.edu</email>
              <idno type="idhal" notation="numeric">1000365</idno>
              <idno type="halauthorid" notation="string">1125028-1000365</idno>
              <affiliation ref="#struct-303558"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2017-02-06 10:33:14</date>
              <date type="whenModified">2020-03-05 17:40:31</date>
              <date type="whenReleased">2017-02-06 10:40:06</date>
              <date type="whenProduced">2012-08-07</date>
              <date type="whenEndEmbargoed">2016-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-01456957v1/document">
                <date notBefore="2016-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-01456957v1/file/978-3-642-45073-0_11_Chapter.pdf" id="file-1456957-1531335">
                <date notBefore="2016-01-01"/>
              </ref>
              <ref type="externalLink" target="https://link.springer.com/content/pdf/10.1007%2F978-3-642-45073-0_11.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01456957</idno>
            <idno type="halUri">https://inria.hal.science/hal-01456957</idno>
            <idno type="halBibtex">parsan:hal-01456957</idno>
            <idno type="halRefHtml">&lt;i&gt;20th International Conference on Very Large Scale Integration (VLSI-SoC)&lt;/i&gt;, Aug 2012, Santa Cruz, CA, United States. pp.196-216, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-642-45073-0_11"&gt;&amp;#x27E8;10.1007/978-3-642-45073-0_11&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.196-216, &amp;#x27E8;10.1007/978-3-642-45073-0_11&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1456957-1531335"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-418" corresp="IFIP-AICT">VLSI-SoC: FromAlgorithms to Circuits and System-on-Chip Design</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">CMOS Implementation of Threshold Gates with Hysteresis</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Farhad</forename>
                    <forename type="middle">A.</forename>
                    <surname>Parsan</surname>
                  </persName>
                  <email type="md5">c015fd317d43ae75f7797d790a54cf72</email>
                  <email type="domain">uark.edu</email>
                  <idno type="idhal" notation="numeric">1000364</idno>
                  <idno type="halauthorid" notation="string">1125027-1000364</idno>
                  <affiliation ref="#struct-303558"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Scott</forename>
                    <forename type="middle">C.</forename>
                    <surname>Smith</surname>
                  </persName>
                  <email type="md5">22d91ec220dda31afacbd81f243b26f7</email>
                  <email type="domain">uark.edu</email>
                  <idno type="idhal" notation="numeric">1000365</idno>
                  <idno type="halauthorid" notation="string">1125028-1000365</idno>
                  <affiliation ref="#struct-303558"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>20th International Conference on Very Large Scale Integration (VLSI-SoC)</title>
                  <date type="start">2012-08-07</date>
                  <date type="end">2012-08-10</date>
                  <settlement>Santa Cruz, CA</settlement>
                  <country key="US">United States</country>
                </meeting>
                <editor>Andreas Burg</editor>
                <editor>Ayse Coskun</editor>
                <editor>Matthew Guthaus</editor>
                <editor>Srinivas Katkoori</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer</publisher>
                  <biblScope unit="serie">VLSI-SoC: From Algorithms to Circuits and System-on-Chip                    Design</biblScope>
                  <biblScope unit="volume">AICT-418</biblScope>
                  <biblScope unit="pp">196-216</biblScope>
                  <date type="datePub">2013</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-642-45073-0_11</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">threshold gate</term>
                <term xml:lang="en">C-element</term>
                <term xml:lang="en">NCL</term>
                <term xml:lang="en">NULL convention logic</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-303558" status="VALID">
          <idno type="ROR">https://ror.org/029bp0k25</idno>
          <orgName>University of Central Arkansas</orgName>
          <orgName type="acronym">UCA</orgName>
          <desc>
            <address>
              <addrLine>University of Central Arkansas · 201 Donaghey Ave., Conway, AR 72035</addrLine>
              <country key="US"/>
            </address>
            <ref type="url">http://uca.edu/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>