SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture

Seokjoong Kim
  • Fonction : Auteur
  • PersonId : 1000363
Matthew R. Guthaus
  • Fonction : Auteur
  • PersonId : 1000360

Résumé

Electric devices should be resilient because reliability issues are increasingly problematic as technology scales down and the supply voltage is lowered. Specifically, the Soft-Error Rate (SER) increases due to the reduced feature size and the reduced charge. This paper describes an adaptive method to lower memory power using a dual Vdd in a column-based Vdd memory with Built-In Current Sensors (BICS). Using our method, we reduce the memory power by about 40% and increase the error immunity of the memory without the significant power overhead as in previous methods.
Fichier principal
Vignette du fichier
978-3-642-45073-0_10_Chapter.pdf (798.21 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01456956 , version 1 (06-02-2017)

Licence

Paternité

Identifiants

Citer

Seokjoong Kim, Matthew R. Guthaus. SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.181-195, ⟨10.1007/978-3-642-45073-0_10⟩. ⟨hal-01456956⟩
235 Consultations
88 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More