<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01456956</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-21T14:15:32+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture</title>
            <author role="aut">
              <persName>
                <forename type="first">Seokjoong</forename>
                <surname>Kim</surname>
              </persName>
              <email type="md5">7f51f12c072ebe22724dff0c1d30f0c2</email>
              <email type="domain">soe.ucsc.edu</email>
              <idno type="idhal" notation="numeric">1000363</idno>
              <idno type="halauthorid" notation="string">1125025-1000363</idno>
              <affiliation ref="#struct-111021"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Matthew</forename>
                <forename type="middle">R.</forename>
                <surname>Guthaus</surname>
              </persName>
              <email type="md5">93ae9deff5495ea8d027a5b9b6131d3f</email>
              <email type="domain">soe.ucsc.edu</email>
              <idno type="idhal" notation="numeric">1000360</idno>
              <idno type="halauthorid" notation="string">1125026-1000360</idno>
              <affiliation ref="#struct-111021"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2017-02-06 10:33:06</date>
              <date type="whenModified">2024-11-19 14:04:09</date>
              <date type="whenReleased">2017-02-06 10:40:06</date>
              <date type="whenProduced">2012-08-07</date>
              <date type="whenEndEmbargoed">2016-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-01456956v1/document">
                <date notBefore="2016-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-01456956v1/file/978-3-642-45073-0_10_Chapter.pdf" id="file-1456956-1531334">
                <date notBefore="2016-01-01"/>
              </ref>
              <ref type="externalLink" target="https://link.springer.com/content/pdf/10.1007%2F978-3-642-45073-0_10.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01456956</idno>
            <idno type="halUri">https://inria.hal.science/hal-01456956</idno>
            <idno type="halBibtex">kim:hal-01456956</idno>
            <idno type="halRefHtml">&lt;i&gt;20th International Conference on Very Large Scale Integration (VLSI-SoC)&lt;/i&gt;, Aug 2012, Santa Cruz, CA, United States. pp.181-195, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-642-45073-0_10"&gt;&amp;#x27E8;10.1007/978-3-642-45073-0_10&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.181-195, &amp;#x27E8;10.1007/978-3-642-45073-0_10&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1456956-1531334"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-VLSISOC" corresp="IFIP">IFIP-VLSISOC</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
            <idno type="stamp" n="IFIP-AICT-418" corresp="IFIP-AICT">VLSI-SoC: FromAlgorithms to Circuits and System-on-Chip Design</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Seokjoong</forename>
                    <surname>Kim</surname>
                  </persName>
                  <email type="md5">7f51f12c072ebe22724dff0c1d30f0c2</email>
                  <email type="domain">soe.ucsc.edu</email>
                  <idno type="idhal" notation="numeric">1000363</idno>
                  <idno type="halauthorid" notation="string">1125025-1000363</idno>
                  <affiliation ref="#struct-111021"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Matthew</forename>
                    <forename type="middle">R.</forename>
                    <surname>Guthaus</surname>
                  </persName>
                  <email type="md5">93ae9deff5495ea8d027a5b9b6131d3f</email>
                  <email type="domain">soe.ucsc.edu</email>
                  <idno type="idhal" notation="numeric">1000360</idno>
                  <idno type="halauthorid" notation="string">1125026-1000360</idno>
                  <affiliation ref="#struct-111021"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>20th International Conference on Very Large Scale Integration (VLSI-SoC)</title>
                  <date type="start">2012-08-07</date>
                  <date type="end">2012-08-10</date>
                  <settlement>Santa Cruz, CA</settlement>
                  <country key="US">United States</country>
                </meeting>
                <editor>Andreas Burg</editor>
                <editor>Ayse Coskun</editor>
                <editor>Matthew Guthaus</editor>
                <editor>Srinivas Katkoori</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <publisher>Springer</publisher>
                  <biblScope unit="serie">VLSI-SoC: From Algorithms to Circuits and System-on-Chip                    Design</biblScope>
                  <biblScope unit="volume">AICT-418</biblScope>
                  <biblScope unit="pp">181-195</biblScope>
                  <date type="datePub">2013</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-642-45073-0_10</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Built-In Current Sensors(BICS)</term>
                <term xml:lang="en">Soft-Error Rate (SER)</term>
                <term xml:lang="en">Single Event Upset(SEU)</term>
                <term xml:lang="en">Low-Power Memories</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Electric devices should be resilient because reliability issues are increasingly problematic as technology scales down and the supply voltage is lowered. Specifically, the Soft-Error Rate (SER) increases due to the reduced feature size and the reduced charge. This paper describes an adaptive method to lower memory power using a dual Vdd in a column-based Vdd memory with Built-In Current Sensors (BICS). Using our method, we reduce the memory power by about 40% and increase the error immunity of the memory without the significant power overhead as in previous methods.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-111021" status="VALID">
          <idno type="ROR">https://ror.org/03s65by71</idno>
          <orgName>University of California [Santa Cruz]</orgName>
          <orgName type="acronym">UC Santa Cruz</orgName>
          <desc>
            <address>
              <addrLine>1156 High Street, Santa Cruz, Ca 95064</addrLine>
              <country key="US"/>
            </address>
            <ref type="url">https://www.ucsc.edu/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-471291" type="direct"/>
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-471291" status="VALID">
          <idno type="ROR">https://ror.org/00pjdza24</idno>
          <orgName>University of California</orgName>
          <orgName type="acronym">UC</orgName>
          <date type="start">1869-01-01</date>
          <desc>
            <address>
              <country key="US"/>
            </address>
            <ref type="url">https://www.universityofcalifornia.edu/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>