Hardware division by small integer constants - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles IEEE Transactions on Computers Year : 2017

Hardware division by small integer constants


This article studies the design of custom circuits for division by a small positive constant. Such circuits can be useful to specific FPGA and ASIC applications. The first problem studied is the Euclidean division of an unsigned integer by a constant, computing a quotient and a remainder. Several new solutions are proposed and compared against the state of the art. As the proposed solutions use small look-up tables, they match well the hardware resources of an FPGA. The article then studies whether the division by the product of two constants is better implemented as two successive dividers or as one atomic divider. It also considers the case when only a quotient or only a remainder are needed. Finally, it addresses the correct rounding of the division of a floating-point number by a small integer constant. All these solutions, and the previous state of the art, are compared in terms of timing, area, and area-timing product. In general, the relevance domains of the various techniques are very different on FPGA and on ASIC.
Fichier principal
Vignette du fichier
07933010 (1).pdf (633.5 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01402252 , version 1 (24-11-2016)
hal-01402252 , version 2 (18-10-2017)



Fatih Ugurdag, Florent de Dinechin, Yilmaz Serhan Gener, Sezer Gören, Laurent-Stéphane Didier. Hardware division by small integer constants. IEEE Transactions on Computers, 2017, ⟨10.1109/TC.2017.2707488⟩. ⟨hal-01402252v2⟩
296 View
4697 Download



Gmail Facebook X LinkedIn More