Debugging Methods Through Identification of Appropriate Functions for Internal Gates - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2015

Debugging Methods Through Identification of Appropriate Functions for Internal Gates

Kosuke Oshima
  • Function : Author
  • PersonId : 990360
Takeshi Matsumoto
  • Function : Author
  • PersonId : 990361
Masahiro Fujita
  • Function : Author
  • PersonId : 990362

Abstract

In this chapter, we propose methods for correcting gate-level designs by identifying appropriate logic functions for internal gates. We introduce programmable circuits, such as look up table (LUT) and multiplexer (MUX) to the circuits under debugging, in order to formulate the correction processes mathematically. There are two steps in the proposed methods. The first one is to identify sets of gates and their appropriate inputs whose functions are to be modified. The second one is to actually identify logic functions for the correction by solving QBF (Quantified Boolean Formula) problems with repeated application of SAT solvers. There are a number of bugs which cannot be corrected unless the inputs of the gates to be modified are changed from the original ones, and the selection of such additional inputs is a key for effective debugging. We show a couple of methods by which appropriate inputs to the gates can be efficiently identified. Experimental results for each such a method as well as their combinations targeting benchmark circuits as well as industrial ones are shown.
Fichier principal
Vignette du fichier
367527_1_En_1_Chapter.pdf (317.75 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01380296 , version 1 (12-10-2016)

Licence

Attribution

Identifiers

Cite

Kosuke Oshima, Takeshi Matsumoto, Masahiro Fujita. Debugging Methods Through Identification of Appropriate Functions for Internal Gates. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. pp.1-22, ⟨10.1007/978-3-319-23799-2_1⟩. ⟨hal-01380296⟩
54 View
135 Download

Altmetric

Share

Gmail Facebook X LinkedIn More