<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01380296</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-02T14:38:01+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Debugging Methods Through Identification of Appropriate Functions for Internal Gates</title>
            <author role="aut">
              <persName>
                <forename type="first">Kosuke</forename>
                <surname>Oshima</surname>
              </persName>
              <email type="md5">25ad4d6c203e24ab20f2c14b73c623e2</email>
              <email type="domain">cad.t.u-tokyo.ac.jp</email>
              <idno type="idhal" notation="numeric">990360</idno>
              <idno type="halauthorid" notation="string">1067900-990360</idno>
              <affiliation ref="#struct-304304"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Takeshi</forename>
                <surname>Matsumoto</surname>
              </persName>
              <email type="md5">74a415c19549694c6c7a0fc0283e3f7c</email>
              <email type="domain">ishikawa-nct.ac.jp</email>
              <idno type="idhal" notation="numeric">990361</idno>
              <idno type="halauthorid" notation="string">116557-990361</idno>
              <affiliation ref="#struct-468572"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Masahiro</forename>
                <surname>Fujita</surname>
              </persName>
              <email type="md5">5748cbbcfae73d6cbf1516bf503af1ad</email>
              <email type="domain">ee.t.u-tokyo.ac.jp</email>
              <idno type="idhal" notation="numeric">990362</idno>
              <idno type="halauthorid" notation="string">1067901-990362</idno>
              <affiliation ref="#struct-304304"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Hal</forename>
                <surname>Ifip</surname>
              </persName>
              <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
              <email type="domain">inria.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2016-10-12 17:38:10</date>
              <date type="whenModified">2026-02-02 14:42:04</date>
              <date type="whenReleased">2016-10-12 17:46:23</date>
              <date type="whenProduced">2013-10-06</date>
              <date type="whenEndEmbargoed">2018-01-01</date>
              <ref type="file" target="https://inria.hal.science/hal-01380296v1/document">
                <date notBefore="2018-01-01"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://inria.hal.science/hal-01380296v1/file/367527_1_En_1_Chapter.pdf" id="file-1380296-1460308">
                <date notBefore="2018-01-01"/>
              </ref>
              <ref type="externalLink" target="https://hal.inria.fr/hal-01380296/file/367527_1_En_1_Chapter.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="200187">
                <persName>
                  <forename>Hal</forename>
                  <surname>Ifip</surname>
                </persName>
                <email type="md5">2073ac78024b6e13f2714db96e9b1e63</email>
                <email type="domain">inria.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01380296</idno>
            <idno type="halUri">https://inria.hal.science/hal-01380296</idno>
            <idno type="halBibtex">oshima:hal-01380296</idno>
            <idno type="halRefHtml">&lt;i&gt;21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)&lt;/i&gt;, Oct 2013, Istanbul, Turkey. pp.1-22, &lt;a target="_blank" href="https://dx.doi.org/10.1007/978-3-319-23799-2_1"&gt;&amp;#x27E8;10.1007/978-3-319-23799-2_1&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. pp.1-22, &amp;#x27E8;10.1007/978-3-319-23799-2_1&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1380296-1460308"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="IFIP">IFIP - International Federation for Information Processing</idno>
            <idno type="stamp" n="IFIP-AICT" corresp="IFIP">IFIP Advances in Information and Communication Technology</idno>
            <idno type="stamp" n="IFIP-TC" corresp="IFIP">IFIP Technical Committees </idno>
            <idno type="stamp" n="IFIP-WG" corresp="IFIP">Working Groups</idno>
            <idno type="stamp" n="IFIP-HINC">HiNC: History of Nordic Computing</idno>
            <idno type="stamp" n="IFIP-AICT-461" corresp="IFIP-AICT">VLSI-SoC: At the Crossroads of Emerging Trends</idno>
            <idno type="stamp" n="IFIP-TC10" corresp="IFIP-TC">IFIP-TC10</idno>
            <idno type="stamp" n="IFIP-WG10-5" corresp="IFIP-WG">WG10-5: Design and Engineering of Electronic Systems</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Debugging Methods Through Identification of Appropriate Functions for Internal Gates</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Kosuke</forename>
                    <surname>Oshima</surname>
                  </persName>
                  <email type="md5">25ad4d6c203e24ab20f2c14b73c623e2</email>
                  <email type="domain">cad.t.u-tokyo.ac.jp</email>
                  <idno type="idhal" notation="numeric">990360</idno>
                  <idno type="halauthorid" notation="string">1067900-990360</idno>
                  <affiliation ref="#struct-304304"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Takeshi</forename>
                    <surname>Matsumoto</surname>
                  </persName>
                  <email type="md5">74a415c19549694c6c7a0fc0283e3f7c</email>
                  <email type="domain">ishikawa-nct.ac.jp</email>
                  <idno type="idhal" notation="numeric">990361</idno>
                  <idno type="halauthorid" notation="string">116557-990361</idno>
                  <affiliation ref="#struct-468572"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Masahiro</forename>
                    <surname>Fujita</surname>
                  </persName>
                  <email type="md5">5748cbbcfae73d6cbf1516bf503af1ad</email>
                  <email type="domain">ee.t.u-tokyo.ac.jp</email>
                  <idno type="idhal" notation="numeric">990362</idno>
                  <idno type="halauthorid" notation="string">1067901-990362</idno>
                  <affiliation ref="#struct-304304"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">IFIP Advances in Information and Communication Technology</title>
                <meeting>
                  <title>21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)</title>
                  <date type="start">2013-10-06</date>
                  <date type="end">2013-10-09</date>
                  <settlement>Istanbul</settlement>
                  <country key="TR">Turkey</country>
                </meeting>
                <editor>Alex Orailoglu</editor>
                <editor>H. Fatih Ugurdag</editor>
                <editor>Luís Miguel Silveira</editor>
                <editor>Martin Margala</editor>
                <editor>Ricardo Reis</editor>
                <imprint>
                  <biblScope unit="serie">VLSI-SoC: At the Crossroads of Emerging Trends</biblScope>
                  <biblScope unit="volume">AICT-461</biblScope>
                  <biblScope unit="pp">1-22</biblScope>
                  <date type="datePub">2015</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/978-3-319-23799-2_1</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Programmable circuit</term>
                <term xml:lang="en">Design debugging</term>
                <term xml:lang="en">Gate-level circuit</term>
              </keywords>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>In this chapter, we propose methods for correcting gate-level designs by identifying appropriate logic functions for internal gates. We introduce programmable circuits, such as look up table (LUT) and multiplexer (MUX) to the circuits under debugging, in order to formulate the correction processes mathematically. There are two steps in the proposed methods. The first one is to identify sets of gates and their appropriate inputs whose functions are to be modified. The second one is to actually identify logic functions for the correction by solving QBF (Quantified Boolean Formula) problems with repeated application of SAT solvers. There are a number of bugs which cannot be corrected unless the inputs of the gates to be modified are changed from the original ones, and the selection of such additional inputs is a key for effective debugging. We show a couple of methods by which appropriate inputs to the gates can be efficiently identified. Experimental results for each such a method as well as their combinations targeting benchmark circuits as well as industrial ones are shown.</p>
            </abstract>
            <particDesc>
              <org type="consortium">TC 10</org>
              <org type="consortium">WG 10.5</org>
            </particDesc>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="regroupinstitution" xml:id="struct-304304" status="VALID">
          <idno type="IdRef">029909848</idno>
          <idno type="ROR">https://ror.org/057zh3y96</idno>
          <orgName>The University of Tokyo</orgName>
          <orgName type="acronym">UTokyo</orgName>
          <desc>
            <address>
              <addrLine>7 Chome-3-1 Hongo, Bunkyo, Tokyo 113-8654</addrLine>
              <country key="JP"/>
            </address>
            <ref type="url">https://www.u-tokyo.ac.jp/en/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-468572" status="VALID">
          <orgName>Ishikawa National College of Technology</orgName>
          <date type="start">2016-10-17</date>
          <desc>
            <address>
              <addrLine>Kitacyujo, Tsubata, Ishikawa, 929-0392 Japan</addrLine>
              <country key="JP"/>
            </address>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>