Translation Validation for Synchronous Data-flow Specification in the SIGNAL Compiler - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Preprints, Working Papers, ... Year : 2014

Translation Validation for Synchronous Data-flow Specification in the SIGNAL Compiler

Abstract

We present a method to construct a validator based on trans-lation validation approach to prove the value-equivalence of variables in the Signal compiler. The computation of output signals in a Signal program and their counterparts in the generated C code is represented by a Synchronous Data-flow Value-Graph (Sdvg). The validator proves that every output signal and its counterpart variable have the same val-ues by transforming the Sdvg graph.
Fichier principal
Vignette du fichier
nfm.pdf (655.14 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01087801 , version 1 (26-11-2014)

Identifiers

  • HAL Id : hal-01087801 , version 1

Cite

van Chan Ngo, Jean-Pierre Talpin, Thierry Gautier. Translation Validation for Synchronous Data-flow Specification in the SIGNAL Compiler. 2014. ⟨hal-01087801⟩
278 View
100 Download

Share

Gmail Mastodon Facebook X LinkedIn More