System Synthesis from AADL using Polychrony - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2011

System Synthesis from AADL using Polychrony


The increasing system complexity and time to market constraints are great challenges in current electronic system design. Raising the level of abstraction in the design and performing fast yet efficient high-level analysis, validation and synthesis has been widely advocated and considered as a promising solution. Motivated by the same approach, our work on system-level synthesis is presented in this paper: use the high-level modeling, domain-specific, language AADL for system-level co-design; use the formal framework Polychrony, based on the synchronous language SIGNAL, for analysis, validation and synthesis. According to SIGNAL's polychronous model of computation, we propose a model for AADL, which takes both software, hardware and allocation into account. This model enables an early phase timing analysis and synthesis via tools associated with Polychrony.
Fichier principal
Vignette du fichier
eslsyn11-ma.pdf (170.43 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00594943 , version 1 (22-05-2011)


  • HAL Id : inria-00594943 , version 1


Yue Ma, Huafeng Yu, Thierry Gautier, Jean-Pierre Talpin, Loïc Besnard, et al.. System Synthesis from AADL using Polychrony. Electronic System Level Synthesis Conference, Jun 2011, San Diego, California, United States. ⟨inria-00594943⟩
308 View
284 Download


Gmail Facebook X LinkedIn More