System-Level Synthesis for Ultra Low-Power Wireless Sensor Nodes - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

System-Level Synthesis for Ultra Low-Power Wireless Sensor Nodes


Engineering a hardware platform for a Wireless Sensor Network (WSN) node is known to be a tough challenge, as the design must enforce many severe constraints, among which energy dissipation is by far the most challenging one. Today, most of the WSN node platforms are based on low cost and low-power programmable micro controllers, even if it is acknowledged that their energy efficiency remains limited and hinders the wide-spreading of WSN to new applications. In this paper, we propose a complete system level flow for an alternative approach based on the concept of hardware micro-tasks, which relies on hardware specialization and power gating to dramatically improve the energy efficiency of the computational part of the node. Early estimates show power saving by more than one order of magnitude over MCU-based implementations.
Not file

Dates and versions

inria-00554204 , version 1 (10-01-2011)


  • HAL Id : inria-00554204 , version 1


Adeel Pasha, Steven Derrien, Olivier Sentieys. System-Level Synthesis for Ultra Low-Power Wireless Sensor Nodes. Proc. of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD), Sep 2010, Lille, France, France. pp.493 - 500. ⟨inria-00554204⟩
171 View
0 Download


Gmail Facebook Twitter LinkedIn More