Dynamically scheduled Cholesky factorization on multicore architectures with GPU accelerators. - Inria - Institut national de recherche en sciences et technologies du numérique
Communication Dans Un Congrès Année : 2010

Dynamically scheduled Cholesky factorization on multicore architectures with GPU accelerators.

Résumé

Although the hardware has dramatically changed in the last few years, nodes of multicore chips augmented by Graphics Processing Units (GPUs) seem to be a trend of major importance. Previous approaches for scheduling dense linear operations on such a complex node led to high performance but at the double cost of not using the potential of all the cores and producing a static and non generic code. In this extended abstract, we present a new approach for scheduling dense linear algebra operations on multicore architectures with GPU accelerators using a dynamic scheduler capable of using the full potential of the node [1]. We underline the benefits both in terms of programmability and performance. We illustrate our approach with a Cholesky factorization relying on cutting edge GPU and CPU kernels [2], [3] achieving roughly 900 Gflop/s on an eight cores node accelerated with three NVIDIA Tesla GPUs.
Fichier principal
Vignette du fichier
saahpc.pdf (64.47 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00547616 , version 1 (16-12-2010)

Identifiants

  • HAL Id : inria-00547616 , version 1

Citer

Emmanuel Agullo, Cédric Augonnet, Jack Dongarra, Hatem Ltaief, Raymond Namyst, et al.. Dynamically scheduled Cholesky factorization on multicore architectures with GPU accelerators.. Symposium on Application Accelerators in High Performance Computing (SAAHPC), Jul 2010, Knoxville, United States. ⟨inria-00547616⟩
510 Consultations
321 Téléchargements

Partager

More