Compact hardware for computing the Tate pairing over 128-bit-security supersingular curves - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Compact hardware for computing the Tate pairing over 128-bit-security supersingular curves

Résumé

This paper presents a novel method for designing compact yet efficient hardware implementations of the Tate pairing over supersingular curves in small characteristic. Since such curves are usually restricted to lower levels of security because of their bounded embedding degree, aiming for the recommended security of 128 bits implies considering them over very large finite fields. We however manage to mitigate this effect by considering curves over field extensions of moderately-composite degree, hence taking advantage of a much easier tower field arithmetic. This technique of course lowers the security on the curves, which are then vulnerable to Weil descent attacks, but a careful analysis allows us to maintain their security above the 128-bit threshold. As a proof of concept of the proposed method, we detail an FPGA ac- celerator for computing the Tate pairing on a supersingular curve over GF(3^(5·97)) , which satisfies the 128-bit security target. On a mid-range Xilinx Virtex-4 FPGA, this accelerator computes the pairing in 2.2 ms while requiring no more than 4755 slices.
Fichier principal
Vignette du fichier
pairing2010.pdf (492.26 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00539926 , version 1 (25-11-2010)

Identifiants

Citer

Nicolas Estibals. Compact hardware for computing the Tate pairing over 128-bit-security supersingular curves. Pairing 2010 -- 4th International Conference on Pairing-Based Cryptography, Dec 2010, Yamanaka Hot Spring, Japan. pp.397-416, ⟨10.1007/978-3-642-17455-1⟩. ⟨inria-00539926⟩
65 Consultations
267 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More