Shared Data Caches Conflicts Reduction for WCET Computation in Multi-Core Architectures. - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Shared Data Caches Conflicts Reduction for WCET Computation in Multi-Core Architectures.

Benjamin Lesage
  • Function : Author
  • PersonId : 881369
Damien Hardy
Isabelle Puaut

Abstract

The use of multi-core architectures in real-time systems raises new issues regarding the estimation of safe and tight worst-case execution times. Indeed, the sharing of hardware resources occurring on such architectures is a new source of indeterminism. Caches, as one of these shared assets, become harder to analyse; concurrent tasks may any time alter their contents. This paper presents a safe method to estimate conflicts stemming from data cache sharing and their integration in data cache analyses. The other, and foremost, contribution of this paper is the introduction of bypass heuristics to reduce these conflicts, allowing for reuse to be more easily captured by shared caches analysis.
Fichier principal
Vignette du fichier
paper.pdf (290.16 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00531214 , version 1 (02-11-2010)

Identifiers

  • HAL Id : inria-00531214 , version 1

Cite

Benjamin Lesage, Damien Hardy, Isabelle Puaut. Shared Data Caches Conflicts Reduction for WCET Computation in Multi-Core Architectures.. 18th International Conference on Real-Time and Network Systems, Nov 2010, Toulouse, France. pp.2283. ⟨inria-00531214⟩
237 View
254 Download

Share

Gmail Facebook Twitter LinkedIn More