A Model based design flow for Dynamic Reconfigurable FPGAs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles International Journal of Reconfigurable Computing Year : 2009

A Model based design flow for Dynamic Reconfigurable FPGAs


As System-on-Chip (SoC) based embedded systems have become a de-facto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel SoC co-design methodology based on Model Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard, permitting us to raise the abstraction levels and allows to model fine grain reconfigurable architectures such as FPGAs. Extensions of this methodology have enabled us to integrate new features such as Partial Dynamic Reconfiguration supported by Modern FPGAs. The overall objective is to carry out system modeling at a high abstraction level expressed in a graphical language like UML (Unified Modeling Language) and afterwards transformation of these models, automatically generate the necessary code for FPGA synthesis.
Fichier principal
Vignette du fichier
jrecosoc08.pdf (1.61 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00525017 , version 1 (10-10-2010)


  • HAL Id : inria-00525017 , version 1


Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. A Model based design flow for Dynamic Reconfigurable FPGAs. International Journal of Reconfigurable Computing, 2009. ⟨inria-00525017⟩
120 View
245 Download


Gmail Facebook X LinkedIn More