Polychronous Analysis of Timing Constraints in UML MARTE - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Polychronous Analysis of Timing Constraints in UML MARTE


The UML Profile for Modeling and Analysis of Real-Time and Embedded systems (MARTE) defines a broadly expressive Time Model to provide a generic timed interpretation for UML models. As a part of MARTE, Clock Constraint Specification Language (CCSL) allows the specification of systems with multiple clock domains as well as nondeterminism. In this paper, we propose to take advantage of Polychrony clock calculus, named hierarchization, to analyze timed systems specified in CCSL, and to generate code for simulation considering determinism. Hierarchization enables to identify the endochrony property in a system that allows code generation ensuring determinism. The presented work is being integrated into the TimeSquare environment dedicated to the simulation of MARTE timed systems.
Fichier principal
Vignette du fichier
yu2010mobe.pdf (200.54 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00497249 , version 1 (02-07-2010)


  • HAL Id : inria-00497249 , version 1


Huafeng Yu, Jean-Pierre Talpin, Loïc Besnard, Thierry Gautier, Frédéric Mallet, et al.. Polychronous Analysis of Timing Constraints in UML MARTE. IEEE International Workshop on Model-Based Engineering for Real-Time Embedded Systems Design, May 2010, Parador of Carmona, Spain. 7 p. ⟨inria-00497249⟩
323 View
567 Download


Gmail Facebook Twitter LinkedIn More