Implementing a GPU Programming Model on a non-GPU Accelerator Architecture - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Implementing a GPU Programming Model on a non-GPU Accelerator Architecture


Parallel codes are written primarily for the purpose of performance. It is highly desirable that parallel codes be portable between parallel architectures without significant performance degradation or code rewrites. While performance portability and its limits have been studied thoroughly on single processor systems, this goal has been less extensively studied and is more difficult to achieve for parallel systems. Emerging single-chip parallel platforms are no exception; writing code that obtains good performance across GPUs and other many-core CMPs can be challenging. In this paper, we focus on CUDA codes, noting that programs must obey a number of constraints to achieve high performance on an NVIDIA GPU. Under such constraints, we develop optimizations that improve the performance of CUDA code on a MIMD accelerator architecture that we are developing called Rigel. We demonstrate performance improvements with these optimizations over na¨ıve translations, and final performance results comparable to those of codes that were hand-optimized for Rigel.
Fichier principal
Vignette du fichier
A4MMC-kofsky.pdf (350.14 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00493905 , version 1 (21-06-2010)


  • HAL Id : inria-00493905 , version 1


Stephen M. Kofsky, Daniel R. Johnson, John A. Stratton, Wen-Mei W. Hwu, Sanjay J. Patel, et al.. Implementing a GPU Programming Model on a non-GPU Accelerator Architecture. A4MMC 2010 - 1st Workshop on Applications for Multi and Many Core Processors, Jun 2010, Saint Malo, France. ⟨inria-00493905⟩


30 View
214 Download


Gmail Facebook Twitter LinkedIn More