Hardware Acceleration of HMMER on FPGAs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Journal of Signal Processing Systems Year : 2010

Hardware Acceleration of HMMER on FPGAs


We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for biological sequence alignment, based on profile hidden Markov models. We derive a flexible, generic, scalable hardware parallel architecture which can accelerate the core of hmmsearch by nearly two orders of magnitude, without modifying the original algorithm of this software. Our derivation is based on the expression of the algorithm as a set of recurrence equations, and we show in a systematic way how a very efficient parallel version of the algorithm can be found by combining scheduling, projection, partitioning, pipelining and precision analysis. We present the performance of the implementation of this parallel algorithm on a FPGA platform.

Dates and versions

inria-00453947 , version 1 (06-02-2010)



Steven Derrien, Patrice Quinton. Hardware Acceleration of HMMER on FPGAs. Journal of Signal Processing Systems, 2010, 58 (1), pp.53-67. ⟨10.1007/s11265-008-0262-y⟩. ⟨inria-00453947⟩
108 View
0 Download



Gmail Facebook X LinkedIn More