Combining flash memory and FPGAs to efficiently implement a massively parallel algorithm for content-based image retrieval - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles International Journal of Electronics Year : 2008

Combining flash memory and FPGAs to efficiently implement a massively parallel algorithm for content-based image retrieval

Abstract

With ever larger and more affordable storage capabilities, individuals and companies can now collect huge amounts of multimedia data, especially images. Searching such databases is still an open problem, known as content-based image retrieval (CBIR). In this paper, we present a hardware architecture based on FPGAs which aims at speeding-up visual CBIR. Our architecture is based on the unique combination of reconfigurable resources and flash memory, allows for a speed-up factor of 45 as compared to existing software solutions.
No file

Dates and versions

inria-00453946 , version 1 (06-02-2010)

Identifiers

  • HAL Id : inria-00453946 , version 1

Cite

Chikhi Rayan, Steven Derrien, Noumsi Auguste, Patrice Quinton. Combining flash memory and FPGAs to efficiently implement a massively parallel algorithm for content-based image retrieval. International Journal of Electronics, 2008, 95 (7), pp.621-635(15). ⟨inria-00453946⟩
161 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More