High Speed CPU Simulation Using LTU Dynamic Binary Translation - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2009

High Speed CPU Simulation Using LTU Dynamic Binary Translation

Abstract

In order to increase the speed of dynamic binary translation based simulators we consider the translation of large translation units consisting of multiple blocks. In contrast to other simulators, which translate hot blocks or pages, the techniques presented in this paper profile the target program's execution path at runtime. The identification of hot paths ensures that only executed code is translated whilst at the same time offering greater scope for optimization. Mean performance figures for the functional simulation of EEMBC benchmarks show the new simulation techniques to be at least 63% faster than basic block based dynamic binary translation.

Dates and versions

inria-00445467 , version 1 (08-01-2010)

Identifiers

Cite

Daniel Jones, Nigel Topham. High Speed CPU Simulation Using LTU Dynamic Binary Translation. HiPEAC 2009 - High Performance and Embedded Architectures and Compilers, Jan 2009, Paphos, Cyprus. ⟨10.1007/978-3-540-92990-1_6⟩. ⟨inria-00445467⟩

Collections

HIPEAC09
63 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More