Test Coverage for Loose Timing Annotations - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2006

Test Coverage for Loose Timing Annotations

Florence Maraninchi
Laurent Maillet-Contoz
  • Function : Author
  • PersonId : 845441


The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tools. These levels are called transactional, because systems are described as asynchronous parallel activities communicating by transactions. The most abstract transactional model is purely functional. The following model in the design flow is annotated with some timing information on the duration of the main components, that serves for performance evaluation. The timing annotations are included as special wait instructions, but since the timing information is imprecise, it should not result in additional synchronizations. We would like the functional properties of the system to be independent of the precise timing. In previous work [1], we showed how to adapt dynamic partial order reduction techniques to functional models of SoCs written in SystemC, in order to guarantee that functional properties are schedulerindependent. In this paper, we extend this work to timed systems with bounded delays, in order to guarantee timing-independence. The idea is to generate a set of executions that covers small variations of the timing annotations.
Fichier principal
Vignette du fichier
Helmstetter_FMICS06.pdf (272.36 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00350936 , version 1 (07-01-2009)


  • HAL Id : inria-00350936 , version 1


Claude Helmstetter, Florence Maraninchi, Laurent Maillet-Contoz. Test Coverage for Loose Timing Annotations. Formal Methods for Industrial Critical Systems (FMICS), Aug 2006, Bonn, Germany. ⟨inria-00350936⟩
134 View
132 Download


Gmail Facebook X LinkedIn More