Marte Timing Requirement and Spirit IP-XACT - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Research Report) Year : 2008

Marte Timing Requirement and Spirit IP-XACT


Large System-on-Chips are built by assembly of existing components modeled at different representation levels (TLM, RTL). The IP-Xact standard was developed to ease interoperability of IPs from different vendors. Currently, it focuses on structural, typing and memory-related information and does not fully face behavioral and timing representation issues. UML Marte profile explicitly focuses on the rich expression of time (physical or logical). Combining both specifications allows for introducing a higher timed representation level and for extending IP-Xact with timing characteristics. Such timing characteristics are used to validate IP-Xact models by composing component behaviors and compare existing TLM and RTL implementations.
Fichier principal
Vignette du fichier
RR-6647.pdf (1.5 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00321953 , version 1 (16-09-2008)
inria-00321953 , version 2 (03-07-2009)


  • HAL Id : inria-00321953 , version 2


Aamir Mehmood Khan, Frédéric Mallet, Charles André, Robert de Simone. Marte Timing Requirement and Spirit IP-XACT. [Research Report] RR-6647, INRIA. 2008. ⟨inria-00321953v2⟩
285 View
446 Download


Gmail Facebook Twitter LinkedIn More