A CMOS Image Sensor with on Chip Image Compression based on Predictive Boundary Adaptation and QTD Algorithm - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2007

A CMOS Image Sensor with on Chip Image Compression based on Predictive Boundary Adaptation and QTD Algorithm

Amine Bermak
  • Fonction : Auteur
Yan Wang
Dominique Martinez

Résumé

This paper presents the architecture, algorithm and VLSI hardware of image acquisition, storage and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with non-destructive storage capability using 8-bit Static-RAM device embedded at the pixel level. An adaptive quantization scheme based on Fast Boundary Adaptation Rule (FBAR) and Differential Pulse Code Modulation (DPCM) procedure followed by an on-line Quadrant Tree Decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64x64 pixels, read-out and control circuitry as well as the compression processor was implemented in 0.35um CMOS technology with a silicon area of 3.2x3.0 mm2. Simulation results show compression figures corresponding to 0.6-0.8 Bit-per-Pixel (BPP), while maintaining reasonable PSNR levels.
Fichier non déposé

Dates et versions

inria-00180188 , version 1 (18-10-2007)

Identifiants

  • HAL Id : inria-00180188 , version 1

Citer

Shoushun Chen, Amine Bermak, Yan Wang, Dominique Martinez. A CMOS Image Sensor with on Chip Image Compression based on Predictive Boundary Adaptation and QTD Algorithm. the 6th IEEE SENSORS Conference, 2007, Atlanta, United States. ⟨inria-00180188⟩
87 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More