Verification and Validation techniques used by EAST partners - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Contract/Project Report) Year : 2003

Verification and Validation techniques used by EAST partners

Abstract

In this document, we analyze the different techniques that can be applied in order to validate an electronic embedded system. These techniques are classified in Model Checking, Static Analysis, Simulation, Test, Timing Analysis. Furthermore, we identify the objects and their attributes that have to be described by the language EAST-ADL. || Dans ce document, nous analysons les différentes techniques qui peuvent être appliquées por valider des systèmes électroniques embarqués. Ces techniques sont classées en Model-Checking, analyse statique, simulation, test, analyse de performances. De plus,

Domains

Other [cs.OH]
No file

Dates and versions

inria-00099652 , version 1 (26-09-2006)

Identifiers

  • HAL Id : inria-00099652 , version 1

Cite

Alice Halter, Gerardo Satriano, Françoise Simonot-Lion, Jens Hermann, Mikael Nolin. Verification and Validation techniques used by EAST partners. [Contract] A03-R-339 || halter03a, 2003, 61 p. ⟨inria-00099652⟩
52 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More