Evolvable platform for array processing: a one-chip approach - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 1999

Evolvable platform for array processing: a one-chip approach


The crossbreeding between advanced microprocessor design and Field Programmable Gate Arrays (FPGAs) has produced the Field Programmable Processor Array (FPPA). The first integrated version has been targeted for low power consumption parallel processing. The FPPA is composed of a 10x10 array of RISC microcontrollers offering up to 500 MIPS at 5 MHz for processors (20 MHz for communications). The very low power feature of the core processor results in a 1 Watt power consumption for the whole array at 5 MHz and makes it particularly interesting for portable devices that require quite complex algorithms. In addition, FPPA principe, i.e., fault-tolerant large array of cells interconnected with an asynchronous communication scheme, is applicable on alternative structures for the cell architecture.
No file

Dates and versions

inria-00098897 , version 1 (26-09-2006)


  • HAL Id : inria-00098897 , version 1


Bernard Girau, Pierre Marchal, Pascal Nussbaum, Arnaud Tisserand, Hector Fabio Restrepo. Evolvable platform for array processing: a one-chip approach. MicroNeuro, Apr 1999, Granada, Spain, France. ⟨inria-00098897⟩
145 View
0 Download


Gmail Facebook X LinkedIn More