Microcoding an abstract machine for parallel logic programming - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports Year : 1989

Microcoding an abstract machine for parallel logic programming

A. Rizk
  • Function : Author
J. Garcia
  • Function : Author


This paper shows the advantages of implementing an abstract intermediate machine for a parallel logical language, on the lower hardware level the FIRMWARE level - of a physical machine which implements basic hardware mechanisms for fast symbolic computation. µSyC, which is a µprogrammable Symbolic Coprocessor under development at the Bull Research Center, has been chosen as a target architecture and the abstract machine in question is the Sequential Parlog Machine which is based on the AND/OR tree execution model for concurrent logical languages such as PARLOG, CP and GHC. The paper describes the µSyC architecture, the language PARLOG, the AND/OR tree model, and the mapping of this model on µSyC. Finally, results for a series of classical benchmark tests is given and compared to other available implementations.


Other [cs.OH]
Fichier principal
Vignette du fichier
RR-1150.pdf (759.93 Ko) Télécharger le fichier

Dates and versions

inria-00075409 , version 1 (24-05-2006)


  • HAL Id : inria-00075409 , version 1


A. Rizk, J. Garcia. Microcoding an abstract machine for parallel logic programming. RR-1150, INRIA. 1989. ⟨inria-00075409⟩
49 View
24 Download


Gmail Facebook Twitter LinkedIn More