Tolerating Node Failures in Cache Only Memory Architectures - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports (Research Report) Year : 1994

Tolerating Node Failures in Cache Only Memory Architectures

Michel Banâtre
  • Function : Author
  • PersonId : 833460
Alain Gefflaut
  • Function : Author
  • PersonId : 833607
Christine Morin


COMAs (Cache Only Memory Architectures) are an interesting class of large scale shared memory multiprocessors. They extend the concepts of cache memories and shared virtual memory by using the local memories of the nodes as large caches for a single shared address space. Due to their large number of components, these architectures are particularly susceptible to hardware failures and so fault tolerance mechanisms have to be introduced to ensure a high availability. In this paper, we propose an implementation of backward error recovery in a COMA which minimizes performance degradation and requires little hardware modifications. This implementation uses the features of a COMA to implement a stable storage abstraction using the standard memories of the architecture. Recovery data are replicated and mixed with current data in node memories both of which are managed in a transparent way using an extended coherence protocol.
Fichier principal
Vignette du fichier
RR-2335.pdf (129.82 Ko) Télécharger le fichier

Dates and versions

inria-00074341 , version 1 (24-05-2006)


  • HAL Id : inria-00074341 , version 1


Michel Banâtre, Alain Gefflaut, Christine Morin. Tolerating Node Failures in Cache Only Memory Architectures. [Research Report] RR-2335, INRIA. 1994. ⟨inria-00074341⟩
181 View
261 Download


Gmail Facebook Twitter LinkedIn More