Latch Optimization in Circuits Generated from High-level Descriptions - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Reports Year : 1996

Latch Optimization in Circuits Generated from High-level Descriptions

Fichier principal
Vignette du fichier
RR-2943.pdf (318.34 Ko) Télécharger le fichier
Loading...

Dates and versions

inria-00073756 , version 1 (24-05-2006)

Identifiers

  • HAL Id : inria-00073756 , version 1

Cite

Ellen M. Sentovich, Horia Toma, Gérard Berry. Latch Optimization in Circuits Generated from High-level Descriptions. RR-2943, INRIA. 1996. ⟨inria-00073756⟩
53 View
159 Download

Share

Gmail Facebook Twitter LinkedIn More