Compositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 2005

Compositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications

Résumé

We consider the problem of synthesizing correct-by-construction globally asynchronous, locally synchronous (GALS) implementations from modular synchronous specifications. This involves the synthesis of asynchronous wrappers that drive the synchronous clocks of the modules and perform input reading in such a fashion as to preserve, in a certain sense, the global properties of the system. Our approach is based on the weakly endochronous synchronous model, which gives criteria guaranteeing the existence of simple and efficient asynchronous wrappers. We focus on the transformation (by means of added signalling) of the synchronous modules of a multiclock synchronous specification into weakly endochronous modules, for which simple and efficient wrappers exist.

Domaines

Autre [cs.OH]
Fichier principal
Vignette du fichier
RR-5610.pdf (279.42 Ko) Télécharger le fichier
Loading...

Dates et versions

inria-00070397 , version 1 (19-05-2006)

Identifiants

  • HAL Id : inria-00070397 , version 1

Citer

Jean-Pierre Talpin, Dumitru Potop-Butucaru, Julien Ouy, Benoit Caillaud. Compositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications. [Research Report] RR-5610, INRIA. 2005, pp.22. ⟨inria-00070397⟩
199 Consultations
114 Téléchargements

Partager

Gmail Facebook X LinkedIn More