Polyhedra at Work: Automatic Generation of VHDL Code for the Sherman-Morrison Formula - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2024

Polyhedra at Work: Automatic Generation of VHDL Code for the Sherman-Morrison Formula

Résumé

Simulation of electrical circuits in real-time requires very short latency implementations that can be achieved only on special-purpose hardware accelerators. The heart of such algorithms is a matrix-vector multiplication between the inverse of the admittance matrix of the circuit and of its current state vector, yielding the next state vector. The main difficulty is to obtain the inverse of the admittance matrix in real-time, as this matrix depends on the state-open or closed-of the switches of the circuit. We consider here the problem of obtaining a new inverse matrix, using the Sherman-Morrison update algorithm, and we explain how various VHDL implementations of this algorithm can be obtained from a high-level, polyhedral equational, description of the circuit.
Fichier principal
Vignette du fichier
Impact2024-Quinton-et-al.pdf (314.4 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04401934 , version 1 (18-01-2024)

Licence

Paternité

Identifiants

  • HAL Id : hal-04401934 , version 1

Citer

Michel Lemaire, Daniel Massicotte, Jeremy Poupart, Patrice Quinton, Sanjay Rajopadhye. Polyhedra at Work: Automatic Generation of VHDL Code for the Sherman-Morrison Formula. Impact 2024 - 14th International Workshop on Polyhedral Compilation Techniques, ACM, Jan 2024, Munich, Germany. pp.1-10. ⟨hal-04401934⟩
28 Consultations
8 Téléchargements

Partager

Gmail Facebook X LinkedIn More