Combining reduction with synchronization barrier on multi-core processors
Résumé
With the rise of multi-core processors with a large number of cores the need of shared memory reduction that perform efficiently on a large number of core is more pressing. Efficient shared memory reduction on these multi-core processors will help share memory programs being more efficient on these one. In this paper, we propose a reduction combined with barrier method that uses SIMD instructions to combine barriers signaling and reduction value read/write to minimize memory/cache traffic between cores thus, reducing barrier latency. We compare different barriers and reduction methods on three multi-core processors and show that proposed combining barrier/reduction method are 4 and 3.5 times faster than respectively GCC 11.1 and Intel 21.2 OpenMP 4.5 reduction.
Domaines
Informatique [cs]
Fichier principal
Combining_reduction_with_synchronization_barrier_on_multi_core_processors(8).pdf (10.91 Mo)
Télécharger le fichier
Origine | Fichiers produits par l'(les) auteur(s) |
---|