The synchronous Logical Execution Time paradigm - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year :

The synchronous Logical Execution Time paradigm

Dumitru Potop-Butucaru
Robert de Simone
Damien Chabrol
  • Function : Author
  • PersonId : 1123759
Amira Methni


Real-Time industrial systems are not so much of those that have to perform tasks incredibly fast, but in a timepredictable manner; they rather focus on meeting previously specified timing requirements in a provable way. Consequently, time must be taken into account from the very start of the design. However, exact timing constants may not be available yet inearly design stages as they may depend on the target. In answer, formalisms based on the Multiform Logical Time have been introduced to abstract real-time durations. The Synchronous-Reactive (SR) approach introduced a discretized abstraction of time on which computations happen logically instantaneously. Contrary to SR, Logical Execution Time (LET) mandates to specify the actual logical duration a task has to fulfill. This allows a more efficient compilation, at the price of a lower expressiveness. Classical LET (i.e. as introduced in Giotto/TDL) sticks to uniform pseudo-physical time, i.e. based on one logical clock mapped to the real-time. In this paper, we introduce a new paradigm called synchronous Logical Execution Time (sLET) that builds upon both SR and LET paradigms. It keeps the idea of logical durations coming from the LET paradigm, while having logical instants based on logical clocks. This extends the expressivity of LET, as time is totally abstracted as sequences of events. The various schedulings provide physically timed versions that, while having distinct non-functional properties (in terms of performance mostly), remain mutually functionally equivalent (in the logical time realm). A particular instance, where computations are executed ”in a single instant”, and then time is advanced (as in classical event-driven simulation), can lead to a direct translation into synchronous formalisms (in our case Esterel). We started inquiring how this could open new ways of verification and analysis on PsyC program.
Fichier principal
Vignette du fichier
ERTS_2022_paper_34.pdf (402.01 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03694950 , version 1 (14-06-2022)


  • HAL Id : hal-03694950 , version 1


Fabien Siron, Dumitru Potop-Butucaru, Robert de Simone, Damien Chabrol, Amira Methni. The synchronous Logical Execution Time paradigm. ERTS 2022 - Embedded real time systems, Jun 2022, Toulouse, France. ⟨hal-03694950⟩
95 View
200 Download


Gmail Facebook Twitter LinkedIn More