Software-Based Self-Test for Delay Faults - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2020

Software-Based Self-Test for Delay Faults

Michelangelo Grosso
  • Function : Author
  • PersonId : 1120068
Salvatore Rinaudo
  • Function : Author
  • PersonId : 1120069


Digital integrated circuits require thorough testing in order to guarantee product quality. This is usually achieved with the use of scan chains and automatically generated test patterns. However, functional approaches are often used to complement test suites. Software-Based Self-Test (SBST) can be used to increase defect coverage in microcontrollers, to replace part of the scan pattern set to reduce tester requirements, or to complement the defect coverage achieved by structural techniques when advanced semiconductor technologies introduce new defect types. Delay testing has become common practice with VLSI integration, and with the latest technologies, targeting small delay defects (SDDs) has become necessary. This chapter deals with SBST for delay faults and describes a case of study based on a peripheral module integrated in a System on Chip (SoC). A method to develop an effective functional test is first described. A comparative analysis of the delay faults detected by scan and SBST is then presented, with some discussion about the obtained results.
Fichier principal
Vignette du fichier
501403_1_En_1_Chapter.pdf (435.56 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03476600 , version 1 (13-12-2021)





Michelangelo Grosso, Matteo Sonza Reorda, Salvatore Rinaudo. Software-Based Self-Test for Delay Faults. 27th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2019, Cusco, Peru. pp.1-19, ⟨10.1007/978-3-030-53273-4_1⟩. ⟨hal-03476600⟩
22 View
28 Download



Gmail Facebook X LinkedIn More