The FNL+MMA Instruction Cache Prefetcher - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2020

The FNL+MMA Instruction Cache Prefetcher


When designing a prefetcher, the computer architect has to define which event should trigger a prefetch action and which blocks should be prefetched. We propose to trigger prefetch requests on I-Shadow cache misses. The I-Shadow cache is a small tag-only cache that monitors only demand misses. FNL+MMA combines two prefetchers that exploit two characteristics of the I-cache usage. In many cases, the next line is used by the application in the near future. But systematic next-line prefetching leads to overfetching and cache pollution. The Footprint Next Line prefetcher, FNL, overcomes this difficulty through predicting if the next line will be used in the "not so long" future. Prefetching up to 5 next lines, FNL achieves a 16.5% speed-up on the championship public traces. If no prefetching is used, the sequence of I-cache misses is partially predictable and in advance. That is, when block B is missing, the nth next miss after the miss on block B is often on the same block B (n). This property holds for relatively large n up to 30. The Multiple Miss Ahead prefetcher, MMA, leverages the property. We predict the nth next miss on the I-Shadow cache and predict if it might miss the overall I-cache. A 96KB FNL+MMA achieves a 28.7% speed-up and decreases the I-cache miss rate by 91.8%.
Fichier principal
Vignette du fichier
FNL+MMA-final.pdf (114.57 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-02884880 , version 1 (30-06-2020)


Public Domain


  • HAL Id : hal-02884880 , version 1


André Seznec. The FNL+MMA Instruction Cache Prefetcher. IPC-1 - First Instruction Prefetching Championship, May 2020, Valence, Spain. pp.1-5. ⟨hal-02884880⟩
278 View
261 Download


Gmail Facebook X LinkedIn More