Sample-Guided Automated Synthesis for CCSL Specifications - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year :

Sample-Guided Automated Synthesis for CCSL Specifications


The Clock Constraint Specification Language (CCSL) has been widely investigated in verifying causal and temporal timing behaviors of real-time embedded systems. However, due to limited expertise in formal modeling, it is difficult for requirement engineers to completely and accurately derive CCSL specifications from natural language-based design descriptions. To address this problem, we present a novel approach that facilitates automated synthesis of CCSL specifications under the guidance of sampled (expected) timing behaviors of target systems. By encoding sampled behaviors and incomplete CCSL constraints provided by requirement engineers using our proposed transformation templates, the CCSL specification synthesis problem can be naturally converted into a SKETCH synthesis problem, which enables the automated generation of CCSL specifications with high accuracy. Experiments on both well-known benchmarks and synthetic examples demonstrate the effectiveness and scalability of our approach.
Fichier principal
Vignette du fichier
DAC19_authorversion.pdf (386.62 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-02402971 , version 1 (06-01-2020)



Ming Hu, Tongquan Wei, Min Zhang, Frédéric Mallet, Mingsong Chen. Sample-Guided Automated Synthesis for CCSL Specifications. DAC 2019 - 56th Annual Design Automation Conference 2019, Jun 2019, Las Vegas, United States. pp.1-6, ⟨10.1145/3316781.3317904⟩. ⟨hal-02402971⟩
62 View
154 Download



Gmail Facebook Twitter LinkedIn More