Timing Requirement Description Diagrams for Real-Time System Verification - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

Timing Requirement Description Diagrams for Real-Time System Verification

Résumé

TURTLE is a real-time UML profile introduced a few years ago to address the analysis, design and deployment of time-constrained systems. The profile has a formal semantics. Further, it is supported by an open source toolkit: TTool. The latter enables formal verification of TURTLE models without specific knowledge of mathematical notations or formal languages. This paper proposes to extend TURTLE to cover the requirement capture phase, to check a model against formally expressed temporal requirements, and to achieve temporal requirement traceability. TURTLE is extended with SysML requirement diagrams. Non-formal and formal requirements are both handled. Timing Requirement Description Diagrams are introduced to formally express temporal requirements. TRDDs are based on UML Timing Diagrams. A Hybrid Power Management Unit of a Hybrid Vehicle serves as example.
Fichier principal
Vignette du fichier
ERTS2008_0014_paper.pdf (322.74 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02269786 , version 1 (23-08-2019)

Identifiants

  • HAL Id : hal-02269786 , version 1

Citer

B Fontan, P de Saqui-Sannes, Ludovic Apvrille. Timing Requirement Description Diagrams for Real-Time System Verification. Embedded Real Time Software and Systems (ERTS2008), Jan 2008, Toulouse, France. 8p. ⟨hal-02269786⟩
50 Consultations
42 Téléchargements

Partager

Gmail Facebook X LinkedIn More